RTL Design Engineer for AI Evaluation

...understanding of digital design fundamentals: FSMs, datapaths, pipelines, FIFOs, arbiters, clock/reset domains, bus protocols ~ Experience developing reusable verification components and testbench infrastructure ~ Constrained-random verification, functional coverage,